

MAS6180D

AM Receiver IC

- * Single Band Receiver IC
- * High Sensitivity
- * Very Low Power Consumption
- * Wide Supply Voltage Range
- * Power Down Control
- * Control for AGC On
- * High Selectivity by Crystal Filter
- * Fast Startup Feature

APPLICATIONS

DESCRIPTION


The MAS6180 AM-Receiver chip is a highly sensitive, simple to use AM receiver specially intended to receive time signals in the frequency range from 40 kHz to 100 kHz. Only a few external components are required for time signal receiver. The circuit has preamplifier, wide range automatic gain control,

demodulator and output comparator built in. The output signal can be processed directly by an additional digital circuitry to extract the data from the received signal. The control for AGC (automatic gain control) can be used to switch AGC on or off if necessary.

FEATURES


- Single Band Receiver IC
- Highly Sensitive AM Receiver, 0.4 μ V_{RMS} typ.
- Wide Supply Voltage Range from 1.1 V to 5.5 V
- Very Low Power Consumption
- Power Down Control
- Fast Startup
- Only a Few External Components Necessary
- Control for AGC On
- Wide Frequency Range from 40 kHz to 100 kHz
- High Selectivity by Quartz Crystal Filter
- Differential Input

BLOCK DIAGRAM



Single Band Time Signal Receiver WWVB (USA), JJY (Japan), DCF77 (Germany), MSF (UK), HGB (Switzerland) and BPC (China)





DIE size = 860 μm x 1000 μm; PAD size = 80 μm x 80 μm

Note: Because the substrate of the die is internally connected to VSS, the die has to be connected to VSS or left floating. Please make sure that VSS is the first pad to be bonded. Pick-and-place and all component assembly are recommended to be performed in ESD protected area.

Note: Coordinates are pad center points where origin has been located in bottom-left corner of the silicon die.

Pad Identification	Name	X-coordinate	Y-coordinate	Note
Power Supply Voltage	VDD	91 μm	848 μm	
Positive Quartz Filter Output	QOP	91 µm	732 μm	
Negative Quartz Filter Output	QOM	91 µm	616 μm	1
Quartz Filter Input for Crystal	QI	91 µm	500 μm	
AGC Capacitor	AGC	91 µm	384 μm	
Not Connected	NC	91 µm	268 μm	
Receiver Output	OUT	91 µm	152 μm	2
Demodulator Capacitor	DEC	768 μm	152 μm	
AGC On Control	AON	768 μm	268 μm	3
Power Down	PDN	768 μm	384 μm	4
Positive Receiver Input	RFIP	768 μm	500 μm	5
Negative Receiver Input	RFIM	768 μm	616 μm	5
Not Connected	NC	768 μm	732 μm	
Power Supply Ground	VSS	768 μm	848 μm	

Notes:

- 1) QOM bonding pad is not in use in MAS6180D1 version
- 2) OUT = VSS when carrier amplitude at maximum; OUT = VDD when carrier amplitude is reduced (modulated)
 - the output is a current source/sink with $|I_{OUT}| > 5 \mu A$
 - at power down the output is pulled to VSS (pull down switch)
- 3) AON = VSS means AGC off (hold current gain level); AON = VDD means AGC on (working)
- Internal pull-up with current < 1 μA which is switched off at power down
- 4) PDN = VSS means receiver on; PDN = VDD means receiver off Fast start-up is triggered when the receiver is after power down (PDN=VDD) controlled to power up (PDN=VSS) i.e. at the falling edge of PDN signal.
- 5) Receiver inputs RFIP and RFIM have both 2 M Ω biasing resistors towards VDD



ABSOLUTE MAXIMUM RATINGS

			All Voltages wit	h Respect to Gr	ound
Parameter	Symbol	Conditions	Min	Max	Unit
Supply Voltage	V _{DD} -V _{SS}		- 0.3	+6	V
Input Voltage	VIN		Vss-0.3	V _{DD} +0.3	V
ESD Rating	V _{HBM}	Human Body Model (HBM) ⁽¹⁾	±	2	kV
	Vcdm	Charged Device Model ⁽²⁾	±	1	kV
Latchup Current Limit	ILUT	For all pins	±100		mA
Operating Temperature	Тор		-40	+85	°C
Storage Temperature	Тѕт		- 55	+150	°C

Stresses beyond those listed may cause permanent damage to the device. The device may not operate under these conditions, but it will not be destroyed.

Note 1: JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process. Note 2: JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

ELECTRICAL CHARACTERISTICS

	-	Operating Conditions: VDD = 3.6V, 7	[emperature =	25°C, unl	ess otherwise	specified.
Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Operating Voltage	V _{DD}	T _A = -40°C.+85°C	1.1	3.6	5.5	V
Current Consumption	ldd	VDD=1.5 V, Vin=0.4 μVrms		66	80	μA
		VDD=3.6 V, Vin=0.4 μVrms		68	85	
		VDD=5 V, Vin=0.4 μVrms		68		
		VDD=1.5 V, Vin=20 mVrms		43	65	μA
		VDD=3.6 V, Vin=20 mVrms		42	65	·
		VDD=5 V, Vin=20 mVrms		45		
Stand-By Current		See note below.			0.1	μA
Input Frequency Range	fin		40		100	kHz
Minimum Input Voltage	VIN min			0.4	1	μVrms
Maximum Input Voltage	V _{IN max}		20			mVrms
Receiver Input Resistance	RRFI	Differential Input,		700		kΩ
Receiver Input Capacitance	CRFI	f=40 kHz77.5 kHz		0.6		pF
Input Levels I _{IN} <0.5 μA	VIL				0.35	V
	VIH		V _{DD} -0.35			
Output Current	Ιουτ		5	15		μA
Vol<0.2 Vdd; VoH >0.8 Vdd						
DCF77 Output Pulses	T 100ms	$1 \ \mu Vrms \ \leq V_{IN} \leq$		95		ms
	T 200ms	20 mVrms, <u>see note below!</u>		195		
MSF Output Pulses	T 100ms	$1 \ \mu Vrms \ \leq V_{IN} \leq$		120		ms
	T 200ms	20 mVrms, <u>see note below!</u>		220		
	T 300ms			320		
	T 500ms			520		
WWVB Output Pulses	T 200ms	1 μ Vrms \leq V _{IN} \leq		200		ms
	T 500ms	20 mVrms, <u>see note below!</u>		500		
	T 800ms			800		
JJY60 Output Pulses	T 200ms	$1 \ \mu Vrms \ \leq V_{IN} \leq$		210		ms
	T 500ms	20 mVrms, <u>see note below!</u>		505		
	T 800ms			800		
JJY40 Output Pulses	T 200ms	$1 \ \mu Vrms \le V_{IN} \le$		200		ms
	T 500ms	20 mVrms, <u>see note below</u> !		495		
Otantum Time e	T 800ms			790	4	
Startup Time	T _{Start}	Fast Start-up, Vin=0.4 µVrms		1.3	4	s
Outruit Dalau Tima	- -	Fast Start-up, Vin=20 mVrms		3.5	100	
Output Delay Time	T _{Delay}			50	100	ms

Note: Stand-by current consumption may increase if V $_{\rm IH}$ and V $_{\rm IL}$ differ from VDD and 0 respectively. **Note:** See Note 6: Time Signal Software's Pulse Width Recognition Limits and Table 5 on page 8!



TYPICAL APPLICATION




Figure 1. Application circuit of internal compensation capacitance option version MAS6180D1.




Figure 2. Application circuit of external compensation capacitance option version MAS6180D5.






Figure 3. Dual band application circuit of external compensation capacitance option version MAS6180D5. PMOS switch transistor is used since RFIM input is biased close to VDD voltage.




Figure 4. Application circuit of internal compensation capacitance option version MAS6180D1 with filtered 5V supply voltage.



Note 1: Crystals

The crystal as well as ferrite antenna frequencies are chosen according to the time-signal system (Table 1). More detailed crystal nominal frequency is normally specified for certain load capacitance but in MAS6180 filter circuit the load capacitance is not used. Effectively this means that most accurate filter frequency is achieved by using about 3 Hz higher frequency crystal than the received time signal frequency. For example, in DCF77 application a 77.503 kHz crystal resonates at the desired DCF77 77.500 kHz frequency when the load capacitor is missing.

Table 1. Time-Signal System Frequencies

Time-Signal System	Location	Antenna Frequency	Recommended Crystal Frequency
DCF77	Germany	77.5 kHz	77.503 kHz
HGB	Switzerland	75 kHz	75.003 kHz
MSF	United Kingdom	60 kHz	60.003 kHz
WWVB	USA	60 kHz	60.003 kHz
JJY	Japan	40 kHz and 60 kHz	40.003 kHz and 60.003 kHz
BPC	China	68.5 kHz	68.505 kHz

The crystal shunt capacitance C_0 should be matched as well as possible with the internal shunt capacitance compensation capacitor C_c of MAS6180. MAS6180D5 is option for external crystal compensation capacitor. The external compensation capacitor should be matched similarly as well as possible with crystal's shunt capacitance. See Compensation Capacitance Options on table 2.

Table 2. Compensation Capacitance Options

Device	Cc	Crystal Description	
MAS6180D1	0.75 pF	For low C_0 crystals	
MAS6180D5	CC_EXT	For any crystals, external compensation capacitor	

It should be noted that grounded crystal package has reduced shunt capacitance. This value is about 85% of floating crystal shunt capacitance. For example, crystal with 1 pF floating package shunt capacitance can have 0.85 pF grounded package shunt capacitance. PCB traces of crystal should be kept at minimum to minimize additional parasitic capacitance which can cause capacitance mismatching.

In dual band receiver configuration, the crystals are best to connect as shown in figure 3. In this configuration the crystals' shunt capacitances compensate each other and external compensation capacitor is not needed at all.

Table 3 below presents some crystal manufacturers having suitable crystals for time signal receiver application.

Manufacturer	Crystal Type	Dimensions	Web Link
Citizen	CFV-206	ø 2.0 x 6.0	http://www.citizen.co.jp/tokuhan/quartz/
Epson Toyocom	C-2-Type	ø 1.5 x 5.0	http://www.epsontoyocom.co.jp/english/
	C-4-Type	ø 2.0 x 6.0	
KDS Daishinku	DT-261	ø 2.0 x 6.0	http://www.kds.info/index_en.htm
Microcrystal	MS3V-T1R	1.45 x 1.45 x 6.7	http://www.microcrystal.com/
Seiko	VTC-120	ø 1.2 x 4.7	http://www.sii-crystal.com
Instruments			

Table 3. Crystal Manufacturers and Crystal Types in Alphabetical Order for Time Signal Receiver Application



Note 2: AGC Capacitor

The AGC and DEC capacitors must have low leakage currents due to very small signal currents through the capacitors. The insulation resistance of these capacitors should be at minimum 100 M Ω . Also probes with at least few 100 M Ω impedance should be used for voltage probing of the AGC and DEC pins. Electrolytic AGC capacitor should have voltage rating at least 25 V for low enough leakage. DEC capacitor can be low leakage chip capacitor.

It is recommended to connect both AGC and DEC capacitors to VDD (see application figure 1) although VSS connection is also possible. The VDD connection provides better supply noise immunity because signals are referenced to VDD. Additionally, leakage currents are minimized in this connection because in power down the AGC pin voltage is pulled to VDD (to minimum AGC gain) then corresponding to zero voltage over the AGC capacitor.

Note 3: Power Down / Fast Startup Control

Both power down and fast startup are controlled using the PDN pin. The device is in power down (turned off) if PDN = VDD and in power up (turned on) if PDN = VSS. Fast startup is triggered automatically by the falling edge of PDN signal, i.e., controlling device from power down to power up. The VDD must be high before falling edge of PDN to guarantee proper operation of fast startup circuitry. Before power up the device should have been kept in power down state at least 50ms. This guarantees that the AGC capacitor voltage has been completely pulled to VDD during power down. The startup time without proper fast startup control can be over minute but with fast startup it is shortened typically to few seconds.

Note 4: Optional Control for AGC On/Hold

AON control pin has internal pull up which turns AGC circuit on all the time if AON pin is left unconnected. Optionally AON control can be used to hold and release AGC circuit. Stepper motor drive of analog clock or watch can produce disturbing amount of noise which can shift the input amplifier gain to unoptimal level. This can be avoided by controlling AGC hold (AON=VSS) during stepper motor drive periods and releasing AGC (AON=VDD) when motors are not driven. The AGC should be in hold only during disturbances and kept on other time released since due to leakage the AGC voltage can change slowly even when in hold.

Note 5: Ferrite Antenna

The ferrite antenna converts the transmitted radio wave into a voltage signal. It has an important role in determining receiver performance. Recommended antenna impedance at resonance is around 100 k Ω .

Low antenna impedance corresponds to low noise but often also to small signal amplitude. On the other hand, high antenna impedance corresponds to high noise but also large signal. The optimum performance where signal-to-noise ratio is at maximum is achieved in between.

The antenna should have also some selectivity for rejecting near signal band disturbances. This is determined by the antenna quality factor which should be approximately 100. Much higher quality factor antennas suffer from extensive tuning accuracy requirements and possible tuning drifts by the temperature.

Antenna impedance R_{ant} can be calculated using equation 1 where f_{res} , L, Q_{ant} and C are resonance frequency, coil inductance, antenna quality factor and antenna tuning capacitor respectively. Antenna quality factor Q_{ant} is defined by ratio of resonance frequency f_{res} and antenna bandwidth B (equation 2).

$$R_{ant} = 2\pi \cdot f_{res} \cdot L \cdot Q_{ant} = \frac{Q_{ant}}{2\pi \cdot f_{res} \cdot C} = \frac{1}{2\pi \cdot B \cdot C}$$
Equation 1.
$$Q_{ant} = \frac{f_{res}}{B}$$
Equation 2.

Table 4 on next page presents some antenna manufacturers for time signal application.



Manufacturer	Antenna Type	Dimensions	Web Link
Micro Analog Systems Oy	A10X60-77.5K222PY A10X100-77.5K222PY A3.5X4X15-7.87MH A2X3X21-0.92MH A3.75X3.75X23.6-0.92MH	ø 10 x 60 mm ø 10 x 100 mm 3.5 x 4 x 15 mm 2 x 3 x 21 mm 3.75x3.75x23 mm	http://www.mas- oy.com/en/products/radio-controlled- clock-rcc/antennas/
C.E.C Coils	AP/AR Antenna Bars		http://www.ceccoils.com/CECWEB/index .aspx?lang=en
HR Electronic GmbH	60716 (60 kHz) 60708 (77.5 kHz)	ø 10 x 60 mm	http://www.hrelectronic.com/
Hitachi Metals	AN-T702Sxx AN-T702Mxx AN-T702Lxx	19 x 5.5 x 6.3 mm 28 x 5 x 5 mm 50 x 5 x 5 mm	http://www.hitachi- metals.co.jp/e/prod/prod06/p06_12.html
Premo	RCA-SMD-77A (77.5 kHz) RCA-SMD-60A (60 kHz)	75 x 15 x 6.3 mm	http://www.grupopremo.com/
Sumida	ACL80A (40 kHz)	ø 10 x 80 mm	www.sumida.co.jp/jeita/XJA021.pdf

Note 6: Time Signal Software's Pulse Width Recognition Limits

T 500ms

T 200ms

T 500ms T 800ms

T 200ms

T 500ms

T 800ms

T 200ms

T 500ms

T 800ms

WWVB Output Pulses

JJY60 Output Pulses

JJY40 Output Pulses

The typical output pulse width specifications are presented in the electrical characteristics section on page 3. Due to process variations the typical output pulse width can differ from these. Additionally, the output pulse widths can vary even more depending on the receiving antenna signal strength versus noise and disturbance conditions. That is why it is important that the time signal decoding software has appropriate tolerance limits for managing the output pulse width variations successfully. The table 5 presents recommended software pulse width tolerance limits for recognizing pulses of different time signals.

600

300

600

900

300

600

900

300

600

900

ms

ms

ms

Parameter	Symbol	Min	Max	Unit
DCF77 Output Pulses	T 100ms	40	130	ms
	T 200ms	140	250	
MSF Output Pulses	T 100ms	50	160	ms
	T 200ms	170	300	
	T 300ms	280	380	

Table 5. Recommended Software Pulse Width Recognition Limits for Different Time Signals

400

100

400

700

100

400

700


100

400

700



PIN CONFIGURATION & TOP MARKING FOR PLASTIC TSSOP-16 PACKAGE



Top Marking Definitions: zz = Version YYWW = Year Week

PIN DESCRIPTION

Pin Name	Pin	Туре	Function	Note
VDD	1	Р	Positive Power Supply	
QOP	2	AO	Positive Quartz Filter Output	
QOM	3	AO		
	4	NC		2
QI	5	AI	Quartz Filter Input for Crystal and External Compensation Capacitor	
AGC	6	AO		
	7	NC		2
OUT	8	DO	DO Receiver Output	
DEC	9	AO	Demodulator Capacitor	
AON	10	DI	AGC On Control	4
PDN	11	DI	Power Down Input	5
	12	NC		2
RFIP	13	AI	AI Positive Receiver Input	
	14	NC		2
RFIM	15	AI	Negative Receiver Input 6	
VSS	16	G	Power Supply Ground	


A = Analog, D = Digital, P = Power, G = Ground, I = Input, O = Output, NC = Not Connected

Notes:

- 1) External crystal compensation capacitor pin QOM is connected only in MAS6180D5 version. It is left unconnected in MAS6180D1 version which has internal compensation capacitor.
- 2) Pin 4 between QOM and QI must be connected to IC's filtered VDD (pin 1) to eliminate TSSOP package lead frame parasitic capacitances disturbing the crystal filter performance and minimizing noise coupling. All other NC (Not Connected) type pins are recommended to be connected to VSS.
- 3) OUT = VSS when carrier amplitude at maximum; OUT = VDD when carrier amplitude is reduced (modulated)
 - the output is a current source/sink with $|I_{OUT}| > 5 \mu A$
 - at power down the output is pulled to VSS (pull down switch)
- 4) AON = VSS means AGC off (hold current gain level); AON = VDD means AGC on (working)
- Internal pull-up with current < 1 μA which is switched off at power down
- 5) PDN = VSS means receiver on; PDN = VDD means receiver off
 Fast start-up is triggered when the receiver is after power down (PDN=VDD) controlled to power up
 - (PDN=VSS) i.e. at the falling edge of PDN signal.
- 6) Receiver inputs RFIP and RFIM have both 2 M Ω biasing resistors towards VDD



PACKAGE (TSSOP-16) OUTLINES



Dimension	Min	Nom	Max	Unit	
A			1.2	mm	
A1	0.05		0.15	mm	
A2	0.80	1.00	1.05	mm	
b	0.19		0.30	mm	
D	4.90	5.00	5.10	mm	
E1	4.30	4.40	4.50	mm	
E		mm			
е		0.65 BSC			
L1		1.00 REF		mm	
L	0.45	0.60	0.75	mm	
S	0.20			mm	
θ	0		8	٥	

Dimensions do not include mold flash, protrusions, or gate burrs. All dimensions are in accordance with JEDEC standard MO-153.





SOLDERING INFORMATION

♦ For Pb-Free, RoHS Compliant TSSOP-16

Resistance to Soldering Heat	According to RSH test IEC 68-2-58/20
Maximum Temperature	260°C
Maximum Number of Reflow Cycles	3
Reflow profile	Thermal profile parameters stated in IPC/JEDEC J-STD-020
	should not be exceeded. http://www.jedec.org
Seating Plane Co-planarity	max 0.08 mm
Lead Finish	Solder plate 7.62 - 25.4 µm, material Matte Tin
Moisture Sensitivity Level (MSL)	3 (per J-STD-020)


EMBOSSED TAPE SPECIFICATIONS





Dimension	Min	Мах	Unit
Ao	6.50	6.70	mm
B ₀	5.20	5.40	mm
D0	1.50 +0.7	0 / -0.00	mm
D1	1.50		mm
E1	1.65	1.85	mm
F1	7.20	7.30	mm
K ₀	1.20	1.40	mm
Р	11.90	12.10	mm
Po	4.0		mm
P2	1.95	2.05	mm
S1	0.6		mm
Т	0.25	0.35	mm
W	11.70	12.30	mm





Dimension	Min	Max	Unit
A		330	mm
В	1.5		mm
С	12.80	13.50	mm
D	20.2		mm
Ν	50		mm
W 1	12.4	14.4	mm
(measured at hub)			
W2		18.4	mm
(measured at hub)			
Trailer	160		mm
Leader	390, of which minimum 160 mm of empty carrier tape sealed with cover tape		mm
Weight		1500	g



ORDERING INFORMATION


Product Code	Product	Description	Capacitance Option
MAS6180D1WA313	Single Band AM-Receiver IC with Differential Input	EWS-tested non-inked wafer with wafer map, diameter 8", thickness 406 µm ± 5%.	C _C = 0.75 pF
MAS6180D1WA305	Single Band AM-Receiver IC with Differential Input	EWS-tested dies on tray; thickness 406 µm ± 5%.	C _C = 0.75 pF
MAS6180D5WA313	Single Band AM-Receiver IC with Differential Input	EWS-tested non-inked wafer with wafer map, diameter 8", thickness 406 µm ± 5%.	External compensation capacitor
MAS6180D5WA305	Single Band AM-Receiver IC with Differential Input	EWS-tested dies on tray; thickness 406 µm ± 5%.	External compensation capacitor
MAS6180D1ST208	Single Band AM-Receiver IC with Differential Input	TSSOP-16, REACH & c = 0.75 pF RoHS compliant, Tube	
MAS6180D1ST206	Single Band AM-Receiver IC with Differential Input	TSSOP-16, REACH & RoHS compliant, Tape & Reel	C _c = 0.75 pF

◆ The formation of product code

An example for MAS6180D1WA313:

MAS6180	D	1	WA3	00
Product	Design	Capacitance option:	Package type:	Delivery format:
name	version	C _C = 0.75 pF	WA3 = 406 μ m thick	05 = dies on tray
			EWS tested wafer	06 = tape & reel
				08 = in tube
				13 = non-inked wafer with wafer map

LOCAL DISTRIBUTOR



MICRO ANALOG SYSTEMS OY CONTACTS

Micro Analog Systems Oy Kutomotie 16	Tel. +358 10 835 1100
FI-00380 Helsinki, FINLAND	http://www.mas-oy.com

NOTICE

Micro Analog Systems Oy reserves the right to make changes to the products contained in this data sheet in order to improve the design or performance and to supply the best possible products. Micro Analog Systems Oy assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights unless otherwise specified in this data sheet, and makes no claim that the circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Micro Analog Systems Oy makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification.